View ADG804YRM_6403914.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

0.5 cmos 1.65 v to 3.6 v 4-channel multiplexer data sheet adg804 rev. a information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent ri ghts of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781. 461.3113 ? 2004C2011 analog devices, inc. all rights reserved. features 0.5 typical on resistance 0.8 maximum on resistance at 125c 1.65 v to 3.6 v operation automotive temperature range: C40c to +125c high current carrying capability: 300 ma continuous rail-to-rail switching operation fast switching times <25 ns typical power consumption (<0.1 w) applications mp3 players power routing battery-powered systems pcmcia cards cellular phones modems audio and video signal routing communication systems general description the adg804 is a low voltage 4-channel cmos multiplexer comprising four single channels. this device offers ultralow on resistance of less than 0.8 over the full temperature range. the digital inputs can handle 1.8 v logic with a 2.7 v to 3.6 v supply. the adg804 switches one of four inputs to a common output, d, as determined by the 3-bit binary address lines, a0, a1, and en. a logic 0 on the en pin disables the device. the adg804 has break-before-make switching. the adg804 is fully specified for 3.3 v, 2.5 v, and 1.8 v supply operation. it is available in a 10-lead msop package. functional block diagram 2 9 4 7 1105 8 1 of 4 decoder adg804 s1 s2 s3 s4 a0 a1 en d 04307-0-001 figure 1. product highlights 1. <0.8 over full temperature range of C40c to +125c. 2. single 1.65 v to 3.6 v operation. 3. operational with 1.8 v cmos logic. 4. high current handling capability (300 ma continuous current at 3.3 v). 5. low thd + n (0.02% typ). 6. small 10-lead msop package.
adg804 data sheet rev. a | page 2 of 16 table of contents revision history ............................................................................... 2 specifications ..................................................................................... 3 absolute maximum ratings ............................................................ 6 esd caution .................................................................................. 6 pin configuration ............................................................................. 7 typical performance charact eristics ..............................................8 test circuits ..................................................................................... 11 outline dimensions ....................................................................... 13 ordering guide .......................................................................... 13 revision history 9/ 11 rev. 0 to rev. a changes to maximum leakage currents parameter and conditions, table 1 ........................................................................... 3 changes to maximum leakage currents parameter and conditions, table 2 ........................................................................... 4 changes to maximum leakage currents parameter and conditions, table 3 ........................................................................... 5 added lead temperature parameter ............................................ 6 updated outline dimensions ....................................................... 13 changes to ordering guide .......................................................... 13 4/04 revision 0: initial version
data sheet adg804 rev. a | page 3 of 16 specifications v dd = 2.7 v to 3.6 v, gnd = 0 v, unless otherwise noted. 1 table 1 . parameter +25c ? 40c to +85c ? 40c to +125c unit test conditions/comments analog switch analog signal range 0 v to v dd v on resistance (r on ) 0.5 ? typ v dd = 2.7 v; v s = 0 v to v dd , i s = 10 ma; figure 18 0.65 0.7 5 0.8 ? max on resistance match between 0.04 ? typ v dd = 2.7 v ; v s = 0.65 v, i s = 10 ma channels ( ?r on ) 0.075 0.08 ? max on resistance flatness (r flat (on) ) 0.1 ? typ v dd = 2.7 v ; v s = 0 v to v dd , 0.15 0.16 ? max i s = 10 ma leakage currents v dd = 3.6 v source off leakage i s (off) 0. 1 na typ v s = 1 v/ 2.6 v; v d = 2.6 v/ 1 v; figure 19 2 na max drain off leakage i d (off) 0.1 na typ v s = 1 v/ 2.6 v; v d = 2.6 v/1 v; figure 19 2 na max channel on leakage i d , i s (on) 0.1 na typ v s = v d = 1 v or 2.6 v; figure 20 2 na max digital inputs input high voltage, v inh 2 v min input low voltage, v inl 0.8 v max input current i inl or i inh 0.005 a typ v in = v inl or v inh 0.1 a max c in , digital input capacitance 4 pf typ dynamic characteristics 2 t transistion 24 ns typ r l = 50 ? , c l = 35 pf 30 32 35 ns max v s = 1.5 v/0 v; figure 21 t on enable 23 ns typ r l = 50 ? , c l = 35 pf 29 30 31 ns max v s = 1.5 v/0 v; figure 23 t off enable 5 ns typ r l = 50 ? , c l = 35 pf 6 7 8 ns max v s = 1.5 v; figure 23 break -b efore - make time delay (t bbm ) 20 ns typ r l = 50 ? , c l = 35 pf 5 ns min v s1 = v s2 = 1.5 v; figure 22 charge injection 28 pc typ v s = 1.5 v, r s = 0 ? , c l = 1 nf; figure 24 off isolation ? 67 db typ r l = 50 ? , c l = 5 pf,f = 100 khz; figure 25 channel - to - channel crosstalk ? 75 db typ r l = 50 ? , c l = 5 pf, f = 100 khz; figure 27 total harmonic distortion (thd +n ) 0.02 % r l = 32 ? , f = 20 hz to 20 khz, v s = 2 v p -p insertion loss 0.06 db typ r l = 50 ? , c l = 5 pf, f = 100 khz ? 3 db bandwidth 33 mhz typ r l = 50 ? , c l = 5 pf; figure 26 c s (off) 24 pf typ c d (off) 105 pf typ c d , c s (on) 125 pf typ power requirements v dd = 3.6 v i dd 0.003 a typ digital i nputs = 0 v or 3.6 v 1 .0 4 a max 1 temperature range, y version: ? 40c to +125c. 2 guaranteed by design, not subject to production test.
adg804 data sheet rev. a | page 4 of 16 v dd = 2.5 v 0.2 v, gnd = 0 v , unless otherwise noted. 1 table 2 . parameter +25 c ? 40c to +85 c ? 40c to +125 c unit test conditions/comments analog switch analog signal range 0 v to v dd v on resistance (r on ) 0.65 ? typ v dd = 2.3 v; v s = 0 v to v dd , i s = 10 ma; figure 18 0.77 0. 8 0.88 ? max on resistance match between 0. 4 ? typ v dd = 2.3 v; v s = 0. 7 v; i s = 10 ma channels (?r on ) 0.08 0.085 ? max on resistance flatness (r flat(on) ) 0.16 ? typ v dd = 2.3 v; v s = 0 v to v dd ; i s = 10 ma 0.23 0.24 ? max leakage currents v dd = 2.7 v source off leakage i s (off) 0.1 na typ v s = 1 v/2 v, v d = 2 v/ 1 v; figure 19 2 na max drain off leakage i d (off) 0.1 na typ v s = 1 /2 v, v d = 2/ 1 v; figure 19 2 na max channel on leakage i d , i s (on) 0.1 na typ v s = v d = 1 v or 2 v; figure 20 2 na max digital inputs input high voltage, v inh 1.7 v min input low voltage, v inl 0.7 v max input current i inl or i inh 0.005 a typ v in = v inl or v inh 0.1 a max c in , digital input capacitance 4 pf typ dynamic characteristics 2 t transistion 25 ns typ r l = 50 ? , c l = 35 pf 31 33 35 ns max v s = 1.5 v/0 v; figure 21 t on enable 25 ns typ r l = 50 ? , c l = 35 pf 30 32 34 ns max v s = 1.5 v/0 v; figure 22 t off enable 5 ns typ r l = 50 ? , c l = 35 pf 7 8 9 ns max v s = 1.5 v; figure 22 break -b efore - make time delay (t bbm ) 20 ns typ r l = 50 ? , c l = 35 pf 5 ns min v s1 = v s2 = 1.5 v; figure 22 charge injection 20 pc typ v s = 1.25 v, r s = 0 ? , c l = 1 nf; figure 24 off isolation ? 67 db typ r l = 50 ? , c l = 5 pf, f = 100 khz; figure 25 channel - to - channel crosstalk ? 75 db typ r l = 50 ?, c l = 5 pf, f = 100 khz; figure 27 to tal harmonic distortion (thd + n ) 0.022 % r l = 32 ? , f = 20 hz to 20 khz, v s = 1.5 v p -p insertion loss ? 0.06 db typ r l = 50 ? , c l = 5 pf , f = 100 khz C 3 db bandwidth 33 mhz typ r l = 50 ? , c l = 5 pf; figure 26 c s (off) 25 pf typ c d (off) 110 pf typ c d , c s (on) 128 pf typ power requirements v dd = 2.7 v i dd 0.003 a typ digital i nputs = 0 v or 2.7 v 1 4 a max __________________________________________________________________________ 1 t emperature range, y version: ? 40c to +125c. 2 guaranteed by design, not subject to production test.
data sheet adg804 rev. a | page 5 of 16 v dd = 1.65 v 1.95 v, g n d = 0 v, unless otherwise noted. 1 table 3 . parameter +25c ? 40c to +85c ? 40c to +125c unit test conditions/comments analog s witch analog signal range 0 v to v dd v on resistance (r on ) 1 ? typ v dd = 1.8 v; v s = 0 v to v dd , i s = 10 ma 1.4 2.2 2.2 ? max 2 .2 4 4 ? max v dd = 1.65 v, v s = 0 v to v dd , i s = 10 ma; figure 18 on resistance match between channels ( ?r on ) 0.1 ? typ v dd = 1.65 v, v s = 0.7 v, i s = 10 ma leakage currents v dd = 1.95 v source off leakage i s (off) 0. 1 na typ v s = 0.6 v/1. 3 5 v, v d = 1. 3 5 v/0.6 v; 2 na max figure 19 drain off leakage i d (off) 0.1 na typ v s = 0.6/1. 3 5 v, v d = 1. 3 5/0.6 v; 2 na max figure 19 channel on leakage i d , i s (on) 0. 1 na typ v s = v d = 0.6 v or 1.3 5 v; figure 20 2 na max digital inputs input high voltage, v inh 0.65 v dd v min input low voltage, v inl 0.35 v dd v max input current i inl or i inh 0.005 a typ v in = v inl or v inh 0.1 a max c in , digital input capa citance 4 pf typ dynamic characteristics 2 t transistion 32 ns typ r l = 50 ? , c l = 35 pf 40 42 44 ns max v s = 1.5 v/0 v; figure 21 t on enable 34 ns typ r l = 50 ? , c l = 35 pf 39 40 41 ns max v s = 1.5 ? /0 v; figure 22 t off enable 8 ns typ r l = 50 ? , c l = 35 pf 10 11 13 ns max v s = 1.5 v; figure 22 break -b efore - make time delay (t bbm ) 22 ns typ r l = 50 ? , c l = 35 p f 5 ns min v s1 = v s2 = 1 v; figure 22 charge injection 12 pc typ v s = 1 v, r s = 0 v, c l = 1 nf; figure 24 off isolation ? 67 db typ r l = 50 ? , c l = 5 pf, f = 100 khz ; figure 25 channel - to - channel crosstalk ? 75 db typ r l = 50 ? , c l = 5 pf, f = 100 khz, figure 27 total harmonic distortion ( thd + n) ) 0.14 % r l = 32 ? , f = 20 h z to 20 khz, v s = 1.2 v p -p insertion loss 0.08 db typ r l = 50 ? , c l = 5 pf, f = 100 khz C 3 db bandwidth 30 mhz typ r l = 50 ? , c l = 5 pf; figure 26 c s (off) 26 pf typ c d (off) 115 pf typ c d , c s (on) 130 pf typ power requirements v dd = 1.95 v i dd 0.003 a typ digital i nputs = 0 v or 1.95 v 1.0 4 a max _______________________________________________________________________________________ 1 t emperature range, y version: ? 40c to +125c. 2 guaranteed by design, not subject to production test.
adg804 data sheet rev. a | page 6 of 16 absolute maximum rat ings t a = 25 c, unless otherwise noted. table 4 . parameter rating v dd to gnd ? 0.3 v to +4.6 v analog inputs 1 ? 0.3 v to v dd + 0.3 v digital inputs 1 ? 0.3 v to +4.6 v or 10 ma, whichever occurs first peak current, s or d (pulsed at 1 ms, 10% duty cycle max) 3.3 v operation 500 ma 2.5 v operation 460 ma 1.8 v operation 420 ma continuous current, s or d 3.3 v operation 300 ma 2.5 v operation 275 ma 1.8 v operation 250 ma operating temperature range automotive (y version) ? 40 c to +125 c storage temperature range ? 65 c to +150 c junction temperature 150 c msop package ja thermal impedance 206 c/w jc thermal impedance 44 c/w lead temperature, soldering as per jedec j - std -020 1 overvoltages at in, s, or d are clamped by internal diodes. current should be limited to the maximum ratings given. stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating on ly; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended perio ds may affect device reliability. only one absolute maximum rating may be applied at any one time. table 5. adg8 04 truth table a1 a0 en on switch x x 0 none 0 0 1 s1 0 1 1 s2 1 0 1 s3 1 1 1 s4 esd caution
data sheet adg804 rev. a | page 7 of 16 pin confi guration nc = no connect adg804 top view (not to scale) a0 1 s1 2 gnd 3 s3 4 en 5 a1 s2 d s4 v dd 10 9 8 7 6 04307-0-002 figure 2. 10 - lead msop (rm - 10 ) table 6 . t erminology v dd most positive power supply potential. i dd positive supply current. gnd ground (0 v) reference. s source terminal. may be an input or an output. d drain terminal. may be an input or an output. en active high logic control input. a0, a1 logic control inputs. used to select which source terminal, s1 to s4, is connected to the drain, d. v d , v s analog voltage on terminals d, s. r on ohm ic resistance between d and s. r flat (on) flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. ?r on on resistance match between any two cha nnels . i s (off) source leakage current with the switch off. i d (off) drain leakage current with the switch off. i d , i s (on) channel leakage current with the switch on. v inl maximum input voltage for logic 0. v inh minimum input voltage for logic 1. i inl (i inh ) input curren t of the digital input. c s (off) off switch source capacitance. measured with reference to ground. c d (off) off switch drain capacitance. measured with reference to ground. c d , c s (on) on switch capacitance. measured with reference to ground. c in digit al input capacitance. t on (en) delay time between the 50% and the 90% points of the digital input and switch o n condition. t off (en) delay time between the 50% and the 90% points of the digital input and switch off condition. t transition delay time between the 50% and the 90% points of the digital input and switch on condition when switching from one address state to the other. t bbm on or off time measured between the 80% points of both switches when switching from one to another. charge injection a me asure of the glitch impulse transferred from the digital input to the analog output during on - off switching. off isolation a measure of unwanted signal coupling through an o ff switch. crosstalk a measure of unwanted signal which is coupled through from o ne channel to another as a result of parasitic capacitance. ? 3 db bandwidth the frequency at which the output is attenuated by 3 db. on response the frequency response of the on switch. insertion loss the loss due to the on resistance of the switch. t hd + n the ratio of the harmonic amplitude s plus noise of a signal to the fundamental.
adg804 data sheet rev. a | page 8 of 16 typical performance characteristics v dd = 3v v dd = 2.7v v dd = 3.3v v dd = 3.6v 0.60 0.55 0.50 0.45 0.40 0.35 0 on resistance ( ? ) 0.30 0.25 0.20 0.5 1.0 1.5 2.0 2.5 v d , v s (v) 3.0 3.5 04307-0-004 t a = 25c figure 3. on resistance vs. v d (v s ) v dd = 2.7 v to 3.6 v 1.2 1.0 0.8 0.6 0.4 0.3 0.2 0.5 1.0 1.5 2.0 2.5 0 v d , v s (v) on resistance ( ? ) v dd = 2.3v t a = 25c v dd = 2.7v v dd = 2.5v 04307-0-005 figure 4. on resistance vs. v d (v s ) v dd = 2.5 v 0.2 v 1.4 1.2 1.0 0.8 0.6 0.2 0.2 1.0 1.2 1.4 1.8 0 v d , v s (v) on resistance ( ? ) 0.4 0.4 0.6 0.8 1.6 1.6 1.8 t a = 25 c v dd = 1.95v 04307-0-006 v dd = 1.8v v dd = 1.65v figure 5. on resistance vs. v d (v s ) v dd = 1.8 0.15 v 1.2 1.0 0.8 0.6 0.4 0.3 0 on resistance ( ? ) 0.5 1.0 1.5 2.0 2.5 0 v d , v s (v) 3.0 v dd = 3.3v ? 40 c +25 c +85 c +125 c 04307-0-007 figure 6. on resistance vs. v d (v s ) for different temperature, v dd = 3.3 v 1.2 1.0 0.8 0.6 0.4 0.2 0 0.5 1.0 1.5 2.0 2.5 0 v d , v s (v) on resistance ( ? ) ? 40 c +25c +85c +125c v dd = 2.5v 04307-0-008 figure 7. on resistance vs. v d (v s ) for different temperature, v dd = 2.5 v v dd = 1.8v ? 40 c +25c +85c +125c 1.4 1.2 1.0 0.9 0.7 0.5 0 on resistance ( ? ) 0.2 0.2 0.4 0.6 0.8 1.0 0 v d , v s (v) 1.2 1.4 1.6 1.8 04307-0-009 figure 8. on resistance vs. v d (v s ) for different temperature, v dd = 1.8 v
data sheet adg804 rev. a | page 9 of 16 ?10 0 10 20 30 40 50 60 70 80 90 current (na) 40 60 0 20 80 100 120 temperature (c) 04307-0-010 v dd = 3.3v i d , i s (on) i d (off) i s (off) figure 9. leakage current vs. temperature, v dd = 3.3 v ?20 0 20 40 60 80 100 current (na) 40 60 0 20 80 100 120 temperature (c) 04307-0-011 v dd = 2.5v i d , i s (on) i s (off) i d (off) figure 10. leakage current vs. temperature, v dd = 2.5 v ?0 0 10 20 30 40 current (na) 50 60 70 40 60 0 20 80 100 120 temperature (c) 04307-0-017 v dd = 1.8v i d , i s (on) i d (off) i s (off) figure 11. leakage current vs. temperature, v dd = 1.8 v 90 80 70 60 50 40 30 20 10 0 0 0.5 1.0 1.5 2.0 2.5 3.5 3.0 t a = 25 c v dd = 3.6v v dd = 2.5v v dd = 1.8v v s (v) q inj (pc) 04307-0-012 figure 12. charge injection vs. source voltage, v dd = 1.8 v v dd = 1.8v v dd = 2.5v v dd = 3v v dd = 1.8v v dd = 2.5v v dd = 3v 35 30 25 20 15 10 5 0 ?40 ?20 0 20 40 60 80 100 120 temperature ( c) time (ns) 04307-0-013 t on enable t off enable figure 13. t on /t off times vs. temperature t a = 25 c v dd = 3.3v/2.5v/1.8v 0 ?2 ?6 ?8 ?10 ?12 ?14 ?16 ?18 ?20 attenuation (db) ?4 0.03 0.1 1 10 100 300 frequency (mhz) 04307-0-014 figure 14. bandwidth
adg804 data sheet rev. a | page 10 of 16 t a = 25 c v dd = 3.3v/2.5v/1.8v ?10 ?30 ?40 ?50 ?60 ?70 ?80 ?90 attenuation (db) ?20 0.03 0.1 1 10 100 300 frequency (mhz) 04307-0-015 figure 15 . off isolation vs. frequency t a = 25 c v dd = 3.3v/2.5v/1.8v ?10 ?30 ?40 ?50 ?60 ?70 ?80 ?90 attenuation (db) ?20 0.03 0.1 1 10 100 300 frequency (mhz) 04307-0-016 figure 16 . crosstalk vs. frequency 0.10 thd + n (%) 0 0.02 0.04 0.06 0.08 20 20k 10050 200 1k500 2k 10k5k frequency (hz) v dd = 2.5v t a = 25c s1a ? d1 32? load 1.5v p-p 0430-0-028 figu re 17 . t otal harmonic distortion + nois e
data sheet adg804 rev. a | page 11 of 16 test circuits v1 v s i ds r on = v1/i ds s d 04307-0-018 figure 18 . on resistance a a i d (off) i s (off) v s v d s d 04307-0-019 figure 19 . off leakage a i d (on) v d s d nc 04307-0-020 figure 20 . on leakage 50% 50% 90% 90% 3v 0v v out t transition t transition address drive (en) v dd v s v s1 v s4 r l c l v out v dd s1 s2 s3 s4 a1 a0 en gnd 50? 35pf d +2.4v 0.1f 04307-0-021 figure 21 . switching time of multiplexer, t transition v dd v s v s r l c l v out v dd s1 s2 s3 s4 a1 a0 en gnd 50? 35pf d +2.4v 0.1f 50? t bbm t bbm 80% 80% 50% 50% 0v v in v out 04307-0-022 figure 22 . break -b efore - make time delay, t bbm v dd v s r l c l v out v dd s1 s2 s3 s4 a1 a0 en gnd 50 ? 35pf d 0.1f 50? t on (en) t off (en) 50% 50% 50% 50% 0v 0.9v 0 0.9v 0 3v v 0 0v address drive (v in ) output 04307-0-023 figure 23 . enable delay, t on (en), t off (en )
adg804 data sheet rev. a | page 12 of 16 decoder gnd a1 a2 en v dd v dd v out c l 1nf r 8 v 8 ? v out q inj = c l ??? v out v out charge injection = ? v out ? c l v in sw on sw off 04307-0-024 sw off figure 24. charge injection network analyzer v dd gnd off isolation = 20 log v dd 0.1? f s d 50 ? 50 ? 50 ? v s v out r l v out v s 04307-0-025 figure 25. off isolation network analyzer v dd gnd off isolation = 20 log v dd 0.1? f sx* d 50 ? 50 ? v s v out r l v out with switch v out without switch 04307-0-026 *unused channels terminated with 50 ? to ground figure 26. bandwidth network analyzer v dd gnd channel-to-channel crosstalk = 20 lo g v dd 0.1 ? f s1 d 50 ? v s v out v out v s s2 04307-0-027 50 ? r l 50 ? figure 27. channel-to-channel crosstalk
data sheet adg804 rev. a | page 13 of 16 outline dimensions compliant to jedec standards mo-187-ba 091709-a 6 0 0.70 0.55 0.40 5 10 1 6 0.50 bsc 0.30 0.15 1.10 max 3.10 3.00 2.90 coplanarity 0.10 0.23 0.13 3.10 3.00 2.90 5.15 4.90 4.65 pin 1 identifier 15 max 0.95 0.85 0.75 0.15 0.05 figure 28. 10-lead mini small outline package [msop] (rm-10) dimensions shown in millimeters ordering guide model 1 temperature range package description package option branding 2, 3 ADG804YRM C40c to +125c 10-lead mini small outline package (msop) rm-10 s1a ADG804YRMz C40c to +125c 10-lead mini small outline package (msop) rm-10 s0n# ADG804YRMz-reel C40c to +125c 10-lead mi ni small outline package (msop) rm-10 s0n# ADG804YRMz-reel7 C40c to +125c 10-lead mi ni small outline package (msop) rm-10 s0n# 1 z= rohs compliant part. 2 branding on this package is limited to three characters due to space constraints. 3 # denotes lead-free product may be top or bottom marked
adg804 data sheet rev. a | page 14 of 16 notes
data sheet adg804 rev. a | page 15 of 16 notes
adg804 data sheet rev. a | page 16 of 16 notes ? 20 04 C 2011 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners . d04307 C0C9/ 11 (a)

▲Up To Search▲

Price & Availability of ADG804YRM

	To Download ADG804YRM Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .